2N7002 Gate Drive at 3.3 V: Threshold Spread and RDS(on)
The 2N7002 is called logic-level, but at 3.3 V it is a 20 mA switch: threshold spread eats the margin and RDS(on) roughly doubles. Here is...
Read articleW9751G6NB-25 - Winbond SRAM/DRAM, VFBGA-84
Regular price
₴534.00
Volume Discounts
| Quantity | Unit Price |
|---|---|
| 24+ | ₴11.47 |
| 240+ | ₴9.14 |
| 720+ | ₴8.15 |
| 2400+ | ₴7.32 |
After you place an order, our sales team will send written confirmation of the final price, shipping charges, and estimated delivery lead time. Import duties, taxes, brokerage fees, and other destination charges are the customer's responsibility. When needed, we can assist with available product information and customs documents for import declaration; final customs clearance and payment remain the customer's responsibility.
Couldn't load pickup availability
Erik Schneider
Senior Business Manager
Typically replies within 1 business hour
Order & shipping notice
- Prices include applicable taxes; import duties and customs clearance are not included.
- Prefer your own carrier? Choose to use your DHL / FedEx / UPS account at checkout.
- Genuine & original parts, 12-month warranty, DOA replacement.
- Volume pricing available for 1,000+ pcs — ask us for a quote.
Quality Certifications
Integrated Circuit
W9751G6NB-25
1.7V~1.9V 512Mbit 400MHz DDR2 SDRAM VFBGA-84 Memory (ICs) RoHS
In Stock
VFBGA-84
normal
Unit Price$11.7463
In Stock
ManufacturerWinbond
PackageVFBGA-84
Stock5352
PackTray
Basic Information
| Manufacturer | Winbond |
|---|---|
| Manufacturer Part Number | W9751G6NB-25 |
| Description | 1.7V~1.9V 512Mbit 400MHz DDR2 SDRAM VFBGA-84 Memory (ICs) RoHS |
| IC Category | Memory (ICs) |
| Package | VFBGA-84 |
| Packaging | Tray |
| Standard Pack Quantity | 209 |
| Available Stock | 5352 |
| Availability | In Stock |
| Lifecycle Status | normal |
Key Specifications
| Refresh Current | 6mA |
|---|---|
| Voltage - Supply | 1.7V~1.9V |
| Memory Size | 512Mbit |
| Operating temperature | 0℃~+85℃ |
| Clock Frequency | 400MHz |
| Features | Auto precharge function;Data mask function;Dynamic on-chip termination |
| Memory Format | DDR2 SDRAM |
Technical Attributes
| Current - Supply | 90mA |
|---|
Inventory, lead time, and pricing are updated regularly. Technical data is provided for engineering reference.
Datasheet
Download PDFMANUFACTURER ACCESS
Manufacturers We Source
Browse frequently requested semiconductor and electronic component manufacturers, then search the catalog or submit an RFQ for the exact part you need.
From the desk
Recent Articles
Market signals, technical notes, and practical sourcing guidance for semiconductor procurement.
CH340 USB-UART Guide: Pinout, Clocks and Logic Levels
Compare CH340G and CH340C, wire V3 correctly, check UART voltage compatibility and separate USB enumeration faults from serial framing problems.
Read article
TVS and ESD Diode Selection: Standoff, Clamp, Speed
How to pick a TVS or ESD diode: match standoff to the rail, clamp to the pin absolute maximum, and capacitance to the interface speed.
Read article
SN74HC74 Guide: Pinout, Truth Table and Alternatives
Check SN74HC74 pinout, asynchronous preset and clear, guaranteed clock timing and HC/HCT input levels before qualifying a substitute or changing the footprint.
Read article
MAX485 RS-485 Guide: Pinout, Termination and Biasing
A practical MAX485 selection guide covering SOIC/DIP pinout, MCU logic levels, common-mode limits, termination, idle-bus biasing and half-duplex direction control.
Read article
TP4056 Thermal Budget and Charge-Current Setting
One resistor sets the current, but input voltage and copper decide the temperature. The arithmetic, the derating table, and why 1 A often becomes 0.5 A.
Read article
74HC vs 74HCT: Choosing Logic for 3.3 V to 5 V Signals
Compare 74HC and 74HCT input thresholds, calculate noise margins, and check enable pins, power sequencing and exact ordering codes before approving a substitute.
Read article
74HC595 Guide: Pinout, Cascading and Startup Control
A practical 74HC595 guide covering the 16-pin pinout, shift and latch clocks, daisy-chain byte order, HC versus HCT input levels, controlled startup and replacement checks.
Read article